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Abstract—Coupled inductor based boost converters suffer 
from high switch current stress in steady state and transient 
due to less self-inductance value in their winding. In this 
work, a generalized switch current stress reduction technique 
is proposed by modifying circuit topology of coupled inductor 
based high step up boost converter (CIHBC). This is achieved 
by half cycle resonating branch utilizing inductance of 
coupled inductor. Further, applying the concept, a coupled 
inductor boost converter is proposed for achieving high step-
up ratio with low switch current and voltage stress. The 
operation of the proposed converter using resonating branch 
is discussed in both continuous and discontinuous conduction 
mode. The theoretical findings are verified through 
simulation study in PSIM 9.1.1. A prototype converter of 
100W output power is designed to prove the concept and for 
performance analysis of the proposed converter. 
 
Index Terms— Current Stress, Coupled Inductor, High Step-up 
Boost Converter 
I.  INTRODUCTION 
Currently high step-up DC-DC converters are widely used as an 
interface converter in renewable sources like photovoltaic (PV), 
fuel cell and in energy storage system [1]-[3]. Conventional boost 
converters are not suitable in these applications as extreme high 
duty-ratio is required [4] to meet the high gain, which increases the 
conduction loss. Again, at high duty ratio, the problem of diode 
reverse recovery and electromagnetic interference (EMI) increases 
significantly [5]. Therefore, to achieve high step-up ratio and 
efficiency at low duty cycle, there are many boosting techniques 
like switched capacitor, voltage multiplier cell, interleaved 
structures has been proposed [6-7]. However, all these voltage 
lifting techniques suffer from large number of capacitor and power 
diode usage, which increases the loss and degrades efficiency.  
In recent years, coupled inductor based boosting technique [8-9] 
has emerged utilizing magnetic coupling and has promising two-
degree solution of voltage lifting. But the leakage inductance 
creates voltage spikes and increases the switch voltage stress. 
Active and passive clamp based coupled inductor boost converter 
circuit eliminates voltage spikes due to leakage inductance [10-11]. 
The application of voltage multiplier cell and switched capacitor 
cell in coupled inductor-based boost converter are also found in 
literature to minimize the leakage inductance effect with further 
enhancement in voltage gain [12-13]. But the input current ripple of 
these converters is high, which makes difficult to track maximum 
power point (MPP) in PV application. Interleaving technique in 
coupled inductor-based boost converter minimize input current 
ripple [14]. Therefore, various high step-up coupled inductor based 
boost converter topologies evolved which ensures high efficiency 
operation with low input current ripple [15-21]. But all these 
topologies use two current paths during switch “ON” time to store 
energy either in inductor or in capacitor or both. Even though the 
rms current is small, the cumulative current through the switch 
creates extremely high peak current at the beginning or at the end of 
the turn ‘ON’ time of the switch. An example implementation of 
such topology is shown in Fig. 1 (a) [19], where there are two 
current paths during the main switch ‘ON’ time. This creates large 
switch current stress at the end of switch ‘ON’ time. Such high 
current stress is a common problem to all high step-up coupled 
inductor boost converter [22]. This is one of the major reasons of 
non-reliable converter operation and fault. In addition, this requires 
an expensive high current rating device. Considering this problem, 
an extra L-D network-based solution is proposed in Fig. 1(b) [24], 
where the peak of the current at the end of the switch ‘ON’ time is 
reduces significantly, as shown in Fig. 1 (c).  
Vin
L1
D1
D2
D3
S1
Lm
Np Llk
C1
Loop-2Loop-1
 
(a) 
Vin
L1 D1
D2
D3
S1
Lm
Np Llk
C1
LD
i s
w
it
c
h
tdTs
iswitch_Peak(Without(L-D)
(L-D) Network
iswitch_Peak
(With(L-D)
(b) 
 
(c) 
Fig. 1. Converter configuration of (a) switch ‘ON’ time circuit by S.-M. Chen et al. 
[19] (b) modified circuit proposed by TR Choudhury et al. [24], and (c) Main Switch 
current [24]. 
 
However, this technique suffers from generality as well as it 
degrades converter voltage gain and efficiency. The energy trapped 
during switch ‘ON’ time in extra L-D network is wasted during 
switch ‘OFF’ time. This reduces the efficiency and also increases 
the component counts. 
In this paper a generalized half cycle resonating branch utilizing 
coupled inductor is proposed to minimize switch current stress. No 
extra components are used in modifying the coupled inductor 
circuit topology. This technique requires modification in existing 
topologies in literature. Finally, a coupled inductor boost converter 
is proposed using resonating branch which effectively improve 
voltage gain, efficiency and switch current stress. 
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II.  CIRCUIT TOPOLOGY FOR SWITCH CURRENT STRESS REDUCTION 
The switch current stress reduction (SCSR) technique can be 
achieved by changing existing circuit topology and without 
adding any extra circuit element and keeping the good traits of the 
original circuit. The high step-up coupled inductor-based boost 
converters have common interlink, which provides multiple 
energy storing path during switch ‘ON’ time. Minimum two 
current paths are utilized to achieve high boosting factor as 
proposed in shown in Figs. 2 (a) & (b) [21] and [22] respectively. 
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(b) 
Fig. 2. Converter configuration of (a) switch ‘ON’ time circuit by Y. Zheng et al. 
[22], and (b) switch ‘ON’ time circuit by Y. Hsieh et al. [21]. 
 
Generally, all the coupled inductor-based boost converters in 
literature follow increasing switch current during ‘ON’ time as 
shown in Fig. 3 (a). The increment in the current slope during 
‘ON’ time can be restricted by using L-D branch [24] in series 
with the main switch as shown in Fig. 3 (a) and (b).  
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Fig. 3. Typical switch current waveform (a) with and without L-D network, and 
(b) main switch with L-D network. 
But in this approach, the main problem is the energy stored 
during on time is entirely wasted in the diode and inductor. In 
addition, to limit switch current stress below critical level 
inductor (L) size should be high. High inductor value can limit 
rise of switch current but increased ½ Li2 energy and I2R loss in 
the L-D loop degrade the voltage gain and efficiency.  
The alternative solution to this problem is to shape the second 
loop current so that the peak switch current can be minimized. 
For this capacitor used in second loop can be utilized. In this 
article half cycle resonating branch is used to store energy during 
‘ON’ time as shown in Fig. 4 (a) & (b). In this approach the 
second loop current follow sinusoidal pattern and its maximum 
value depends on the values of loop elements. Two capacitors 
(C1, C2) diode (D2) switch (S1) and coupled inductor secondary 
inductance (L2) during ‘ON’ time forms a resonating branch. 
Capacitor C1 make diode D2 forward biased assisted by secondary 
inductance (L2) and capacitor C2 stores energy. This branch 
continues to circulate current through main switch till diode D2 is 
forward biased or main switch is ‘ON’. The current equation i2 
can be derived as, 
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Fig. 4. Proposed circuit solution: (a) switch ‘ON’ time converter circuit, (b) 
resonating branch and switch current waveform, and (c) switch current waveform 
with resonating current characteristics. 
Now, if switch ‘ON’ time DTs is made equal to tr (half cycle 
resonating time) or vice versa, the switch current value is 
minimum at turn ‘OFF’ instant and current stress (iswitch_peak_1) 
reduction range starts as shown in Fig. 4 (c). 
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Fig. 5. Switch current stress for different resonating time (tr) with respect to switch ‘ON’ (DTs) time.  
Current stress reduction further improves i.e. 
iswitch_peak_3<iswitch_peak_2<iswitch_peak_1 for tr > DTs as shown in Fig. 4 
(c). But if tr<DTs the switch current stress reduction fails and 
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current stress behaviour resembles to fly back converter as shown 
in Fig. 5. For very low tr value voltage gain drops rapidly as 
sufficient energy could not be stored during the switch ‘ON’ time. 
Thus, in proposed technique designing tr value is important to 
maintain low switch current stress. The proposed technique can 
be applied to any coupled inductor based high step-up boost 
converter after topological modification. Applying the circuit 
concept, a new coupled inductor based high step-up boost 
converter is proposed as shown in Fig. 6.  
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Fig. 6. Proposed coupled-inductor based boost (PCB) converter using 
resonating branch. 
III.  PROPOSED CONVERTER OPERATION 
The proposed converter as shown in Fig. 6 comprises of one 
coupled inductor, three diodes, three capacitors and a power 
electronic switch. The coupled inductor is modelled as ideal 
transformer with magnetizing inductance Lm and leakage 
inductance Llk. In order to simplify the analysis, the following 
conditions are assumed. 
(a) The capacitor voltage ripple is considered to be small and 
negligible. 
(b) All power electronics switches are considered to be ideal. 
(c) The coefficient of coupling (k) of coupled inductor is 
considered as 
m
m lk
L
L L
and the turns ratio is 
s
p
N
n
N
  
The analysis of the converter is done in both continuous conduction 
mode (CCM) and discontinuous conduction mode (DCM) 
discussed below. 
A.  CCM Operation 
The operating principle of the proposed converter is divided into 
four modes as per power flow in CCM. Fig. 7 shows the key 
waveforms of the proposed converter and Fig. 8 indicates the circuit 
diagram of each mode. 
Mode 1 [t0-t1]: In this mode the main switch (S1) is ‘ON’ and 
capacitor C1 is discharging through D2, C2, and S1. The discharging 
current is isec as shown in Fig. 8 (a). The current will circulate till D2 
is in forward biased. The leakage inductance is negligible compared 
to magnetizing inductance. The constant load current is supplied by 
the output capacitor C0. The magnetizing current (im) increased 
gradually. The switch current is the summation of discharging 
current (id2) and primary current (ipri) as shown in Fig. 8 (a). In this 
mode the voltage and current equation can be written as, 
                                        in Lm lkv v v                                       (2) 
                                       
2 1c Lm c
v nv v                                     (3) 
                    
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Mode 2 [t1-t2]: At t1 the main switch (S1) is OFF. The polarity of Vlk 
changes which make D1 forward bias and energy stored in the 
leakage inductance (Llk) is transferred to capacitor C1 in this mode 
[2]. The load current is supplied by the output capacitor C0. In this 
mode the voltage across C2 is constant.  
                                  
1in Lm lk c
v v v v                                    (7) 
The time of released energy [2] tc1=t3-t1=2(1-D)/(n+1)                  (8) 
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Fig. 7. Key waveform of proposed converter in CCM. 
Mode 3 [t2-t3]: This mode starts after t2. The current through diode 
D1 starts decreasing and D3 is in forward biased in this mode. The 
output capacitor C0 is in charging mode. Magnetizing current starts 
decreasing. D2 is reversed biased. Capacitor C2 starts discharging 
through D3 to the load. Voltage across capacitor C1 is rising till D1 
is forward biased. The voltage and current equations in this mode 
are 
                                       
1in Lm lk c
v v v v                               (9) 
                                   
1 2c Lm c 0
v nv v v                               (10) 
                                       
3 0d sec c 0
i i i i                                 (11) 
                                            
1pri sec c
i i i                                   (12) 
Mode 4 [t3-t4]: This mode starts after t3. In this mode diode D1 is 
reverse biased. Capacitor (C0) is in charging condition. Magnetizing 
current (im) falls at a constant rate. The diode D3 current is same as 
coupled inductor secondary current (isec). The diode D3 current (id3) 
is the summation of capacitor current and load current. In this mode 
voltage and current equations are,  
                                   
1 2c Lm c 0
v nv v v                               (13) 
                                       
3 0d sec c 0
i i i i                                 (14) 
                                           m sec prii ni i                                 (15) 
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Fig. 8. Operation of proposed converter in CCM: (a) Mode 1 [t0-t1] (b) Mode 2 [t1-t2] (c) Mode 3 [t2-t3] (d) Mode 4 [t3-t4]. 
 
B.  DCM Operation 
The operating mode of the converter in discontinuous mode in a 
switching cycle is shown in Fig. 9 through key waveforms. There 
are five modes in a switching period (Ts). 
Mode 1 [t0-t1]: 
This mode starts when main switch is ‘ON’ as shown in Fig. 8(a). 
The magnetizing current (im) is increasing linearly. The discharging 
current (id2) flows from C1 , C2, D2 and S1.This current charges 
capacitor C2. This current flows till diode D2 is forward biased. 
Mode 2 [t1-t2]: 
This mode starts when main switch is turned ‘OFF’, diode D2, D3 
are reverse biased. The stored energy in leakage inductance is 
transferred to capacitor C1 through diode D1. This mode ends when 
D3 starts conducting and current through C1 starts decreasing. 
Magnetizing current (im) decreases linearly. 
Mode 3 [t2-t3]: 
In this mode current through C1 starts falling and D3 is in 
conduction. D2 is reverse biased as shown in Fig. 8 (c). Capacitor 
C2 starts discharging through D3 to load. 
Mode 4 [t3-t4]: 
In this mode capacitor C2 is fully discharged and magnetizing 
current (im) falls to zero value as shown in Fig. 8(d) 
Mode 5 [t4-t5]: 
In this mode the load current is supplied by the output capacitor 
C0. The primary current as well as magnetizing current is zero. 
All diodes are turned ‘OFF’ in this mode. 
IV.  PROPOSED CONVERTER ANALYSIS IN STEADY STATE 
A.  Voltage Gain in CCM and DCM: 
In mode 1 form Fig. 8(a) the following voltage equations are 
obtained where VLm, VLk, VL2 are primary voltage, leakage 
inductance voltage and secondary voltage respectively. 
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Fig. 9. Key waveform of proposed converter in DCM:  
 
Applying volt-sec balance in coupled inductor primary and 
secondary inductance the output voltage and capacitor voltage 
equation is derived in CCM. 
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k k
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Taking coefficient of coupling k=1, the voltage gain of the 
proposed converter in CCM is derived from equation. (21). 
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The converter voltage gain (MCCM) is shown in Fig. 10 for different 
coefficient of coupling (k).  
0.2 0.4 0.6 0.8
0
10
20
30
40
50
Duty Ratio (D)
V
o
lt
ag
e 
G
ai
n
 (
M
cc
m
)
 
 
n=2,k=1
n=2,k=0.98
n=2,k=0.95
 
Fig. 10. Voltage gain of proposed converter in CCM for different coefficient 
of coupling (k) 
 
The voltage gain (MCCM) in CCM is compared with other existing 
topologies in literature as shown in Fig. 11. 
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Fig. 11. Voltage gain comparison of converter in CCM @k=1 and n=1  
 
Similarly, the voltage gain in DCM mode can be derived for k=1, 
                       
DCM
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a
n D
D
                                         (24) 
From (24) the duty cycle Da can be derived which is, 
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a
v n
D
v n v
                                                (25) 
From the voltage gain in DCM the boundary condition between 
CCM and DCM can be derived which is shown in Fig. 12. The 
voltage gain (24) in DCM can be rewritten as, 
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m
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  is the magnetizing inductor normalized time constant. 
Therefore, the time constant at boundary condition (Da=1-D) is, 
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Fig. 12. Boundary condition of the converter at n=2 
 
B.  Voltage Stress in CCM: 
The switch voltage stress (Vsw) of the converter is  
                          
0in
Sw
1-D +2n
vv
v                                              (28) 
Similarly, the diode voltage stress converter is  
                
0
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v
v
n
 and 
D2 D3 0
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n
v v v
n
                         (29) 
The comparison of voltage stress is listed in Table-I.  
TABLE I 
COMPARISON OF VOLTAGE STRESS 
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Therefore, low voltage switch rating can be selected which has low 
on state resistance and conduction loss can be minimized. The 
comparison of normalized switch voltage stress is shown in Fig. 13. 
The switch voltage stress of the converter is less. 
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Fig. 13. Switch voltage stress comparison of converter in CCM @k=1 and 
n=2 
 
C.  Current Stress in CCM: 
By applying the charge balance for the output capacitor (Co) the 
average magnetizing current can be derived in CCM. 
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Therefore, the average switch current (isw) during ON time is  
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As discussed earlier if the resonating current (isec) value is 
maintained zero at the end of ON time i.e.
2 eq
DT = L C
s r
t  , 
then the switch current (isw) value is minimum at turn OFF instant 
and switch current stress reduction range starts. The switch 
current at switch OFF transition will be same as peak current of 
magnetizing current (iLm) as shown in Fig. 14. 
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Fig. 14. Switch current stress reduction region of converter in CCM  
 
From the Fig. 14 it is clear that switch current value at turn OFF 
time is minimum when tr1=DTs as isec is zero and the peak switch 
current can be minimized within DTs/2 ≤t≤ DTs.  
This is the operating region where switch current stress can be 
effectively minimized. As discussed in Section-II, in this 
technique no extra circuit element is used and it do not reduce 
voltage gain and efficiency of the converter.  
Applying analytical method in the equivalent circuit shown in 
Fig. 8 (a) the switch current of the proposed converter can be 
derived. The switch current (isw) is 
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m
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t>0                                                                                            (34) 
 
The value of the switch current is minimum at tr = DTs. For duty 
ratio of 0.7, tr = 0.7Ts is the point where the switch current value at 
turn off instant is minimum. The effective peak switch current 
minimization starts from 0.25Ts to 0.7Ts as shown in Fig. 15. This 
region is the effective switch current stress reduction region using 
secondary resonating branch.  
This technique is compared with L-D based solution [24] in p.u. 
From the Fig. 15 it is clear that switch current stress can be 
minimized using proposed technique.  
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Fig. 15. Switch current stress comparison with L-D based solution [24]. 
 
The advantages of the proposed technique over L-D based solution 
are (a) Switch current reduction in the higher duty-ratio operating 
region, (b) no extra circuit element, (c) no adverse effect on the 
voltage gain and efficiency.  
Switch current stress comparison of single switch coupled 
inductor-based boost converter is shown in Table-II. 
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The comparison of other coupled inductor based converter with 
current proposal is performed at 200W. The base current for 
normalizing process is considered as 6 A. The peak switch current 
without L-D circuit [19] at 0.5 duty ratio and 200 W condition is 19.6 
A. The same peak switch current is decreased to 15.6A using L-D 
based circuit where L value is 12µH and converter operated at 50 
kHz. The magnetizing inductance is 75µH.  
The operating condition of the proposed converter should be tr>DTs 
to minimize switch current stress effectively as shown in Fig. 15. 
Therefore, to meet switch current stress reduction range up to 0.7 
duty ratio, the critical condition is 0.7Ts=tr. For switching frequency 
50 kHz the half cycle resonating time (tr) is 14µSec. The secondary 
side inductance (Lr) is 1.78µH and therefore the Cr value can be 
derived from 
r r r
t =π L C  which is 11µF. The capacitor values of C1, 
C2 are selected to be 25µF and 20µF to meet
1 2
r
1 2
C =
C C
C +C
. With these 
values simulation study is performed to verify switch current stress 
reduction range and compare with L-D based solution as mentioned 
in Fig. 15 and Table-II. 
 
D.  RMS Current Comparison: 
The proposed half cycle resonant branch utilizing coupled inductor 
inductance does not increase the RMS value of the switch current. 
This can be theoretically demonstrated through graphical as well as 
mathematical formulation from switch current waveform as shown in 
Fig. 16. 
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Fig. 16. Switch current waveform of conventional [19] and proposed converter 
during turn- ‘ON’ time. 
In Fig.16, the modified current waveform can be approximated as 
shifted sinusoidal waveform compared to trapezoidal shape for 
conventional converter [19], [15], and [22] as shown in Fig.16. The 
area A1 in Fig. 16 is the reduction whereas area A2 is the addition. 
Assuming the peak current is reduced by factor ‘m’ where ‘a’ and ‘a1’ 
are approximately same, the expression for RMS current for the 
modified waveform is given by, 
              I1rms=    
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2
1 4
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b a b
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                    (35) 
And for the existing trapezoidal wave the RMS current is 
                          I2rms  =  2 2
1
3
D a ab b                               (36) 
Therefore, for lower value of RMS current in the proposed waveform, 
                                           
2rms 1rms
I I                                            (37) 
From, the inequality criterion of (37) the peak current scaling factor 
(m) value can be mathematically derived which is 1.22. Therefore, 19 
% reduction in peak current confirms equal RMS current or less as 
per Fig. 16. However, the starting point of switch current value ‘a’ is 
usually more in existing schemes compared to current proposal as 
shown in Table-II, which can be more advantageous. On the other 
hand, if ending point ‘a1’ is higher from ‘a’ the reduction factor may 
increase from 1.22 value. Thus, it can be inferred that the RMS value 
of current for the existing scheme can be definitely reduced as the 
peak current is usually reduced by more than 20% from the existing 
schemes. 
 
E.  Diode, Capacitor and Coupled Inductor Winding Current: 
Diode average, RMS currents can be calculated from Fig. 7 in CCM.  
The average value (38) of the diode D3 is same as average load 
current (Io). 
                                                  d3 = oi i                                           (38) 
The RMS value of diode D3 is  
                                      d3 sec b1-D-D=i i                                    (39) 
Where Db is derived from charge balance equation of simplified 
capacitor current waveforms shown in Fig. 17. 
t1 t2 t3 t4
Vc1Sqrt(Ceq/L2))
DTs
ipri(t)
Ipri_Peak
ic1(t)
time(t)
x
Ipri_min
(1-D)Ts
DbTs
ipri
isec-io
io
isec
ic2(t)
ico(t)
x
 
Fig. 17. Simplified capacitor current waveform and primary winding current of 
coupled inductor. 
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The average and RMS current of diode D2 is derived as shown in 
equation (41) and (42) respectively. 
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The average and RMS current of diode D1 is derived as shown in 
equation (43) and (44) respectively. 
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The RMS current (45) of the primary winding of the coupled inductor 
is given by 
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0
1-D
+2
i
n
x   
Similarly, RMS current (46) of the secondary winding of the coupled 
inductor is given by 
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The RMS current of capacitors C2, C1 and C3 are mentioned in 
equation (47), (48) and (49) respectively. 
                
2
b
2
eq2 c1
sec 22c (RMS)
1-D-D
sin4πD
D
2π L 4π
c
= + -i
v
i            (47) 
                
2
2
b
2
eqc1
pri_min 21c (RMS)
D
sin4πD
D
2π L 4π
I
c
+ -=
v
i             (48) 
                      
22
o b sec o boc (RMS)
D+D + - 1-D-D= i iii             (49) 
 
V.  SIMULATION AND EXPERIMENTAL RESULTS 
The proposed converter is simulated in PSIM 9.1.1 and tested to 
check the performance using parameters of 100 W prototype 
hardware as mentioned in Table-III. The switching frequency is 50 
kHz of the proposed converter. The voltage gain of the proposed DC-
DC converter changes from ideal gain due to parasitic elements. The 
voltage gain (50) of the converter taking parasitic elements is, 
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Where, the parasitic parameters of the converter are: rpri=18mΩ, 
rsec=24mΩ, rsw=35mΩ, rd1, rd2, rd3=12mΩ, Vin=12V, Vd=0.61V, n=2, 
RL=51.84Ω @ 100W and RL=86.4Ω @ 60W. 
The coefficients of voltage gain are: 
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The voltage gain of the proposed converter is plotted ideally (22) as 
well as by taking the parasitic values (50) as mentioned and shown in 
Fig. 18. (a). The practical reading of output voltage is matched with 
the voltage gain taking parasitic values as shown in Fig. 18 (b). 
 
                                                                  (a) 
 
(b) 
Fig. 18. Proposed DC-DC converter (a) voltage gain taking parasitic values with 
different load, and (b) voltage gain comparison with parasitic values and practical 
data. 
 
Duty cycle is from 0.4-0.6 to verify different switch current and stress 
reduction which is the inherent feature of this converter. The half 
cycle resonating branch current timing is main important so that for 
almost entire operating region the switch current reduction is possible 
without sacrificing the voltage gain and efficiency. 
 
TABLE-III 
SIMULATION AND HARDWARE PARAMETERS 
Converter Specification 
Input Voltage = 12 V Power Output = 100 W Output Voltage = 72 V 
Duty Ratio = 0.5 Switching Frequency=50 kHz Load Resistance = 50 Ω 
Design Parameters Value Part Number 
Coupled Inductor Lm = 44 µH, Turns Ratio 25:25 
(n = 1), Lleakage = 8.26 µH 
Ferrite Core PQ 32/30 
Switch (S1) FQP34N20 (Vds = 200 V, Rds = 
0.075 Ω, Id=31 A.) @ 200W 
FQP34N20 
 
Diodes (D1, D2, D3) FRD IN5401 
Capacitor C1 10 uF  
Capacitor C2 1.3 uF  
Capacitor Co 100 uF  
 
As discussed in previous section, the converter operation is divided 
into two main sections i.e. CCM and DCM. The Switch current 
reduction is tested in CCM as well as in DCM. In CCM the switch 
current reduction is again divided into three subsections which are (a) 
DTS < tr (b) DTS = tr (c) DTS > tr. In all three modes, the switch current 
reduction is effectively achieved in (a) DTS < tr (b) DTS = tr as shown 
in simulation result in Fig. 19.  
Simulation was carried out taking switching time is 20µs. At D = 0.5 
and DTs = tr the switch current value is minimum at turn OFF instant 
as shown in Fig. 19 (a). 
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Fig. 19. Switch Current in CCM (a) for [DTS = tr] (b) for [DTS < tr] (c) for [DTS > 
tr]. 
 
For DTS<tr the switch current stress is low as shown in Fig. 19 (b) but 
for DTS>tr the switch current stress is almost same with other 
topologies which is shown in Fig. 19 (c). Therefore, selection of tr 
should be such that in the operating duty range i.e. 0.4-0.7 the 
converter on time is exactly same as tr or less than tr. As the switching 
time is 20µSec. For 0.5 duty ratio at DTs = tr, the half cycle resonating 
time is 10 µs. Therefore, from equation,
2 eq
=π L C
r
t the equivalent 
capacitor is determined. By increasing the capacitance (Ceq) value tr 
can be increased. Taking C1, C2 10 uF the resonating time is increased 
to check the switch current during DTs < tr. condition. Prototype of 
100 W converter is designed and tested at 0.5 duty ratio. For 12 V 
input the switch voltage stress is around 24 V as shown in Fig. 20 (d) 
for D = 0.5, n = 1 and DTs < tr. The input current, switch current 
under this condition is shown in Fig. 20 (a) which shows a good 
match with the simulation. The capacitor voltages VC1 ,VC2 are shown 
in Figs 20 (b) and (c) respectively which matches with calculated 
value as per equation (23) and simulation.  
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                           (c).                                                          (d) 
Fig. 20. Proposed Converter operation in CCM at (DTS<tr) (a) Input current and Switch 
current (b) Capacitor Voltage Vc1 (c) Capacitor Voltage Vc2 and output voltage Vo.(d) 
Switch voltage VD. 
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(d) 
Fig. 21. Switch current waveform of (a) proposed converter (5A/div) in CCM at DTS=tr 
(b) L-D network (5A/div) solution [24] (c) proposed converter (10A/div) in CCM at 
DTS>tr , and (d) comparison of switch current stress [A-Proposed technique peak, B-
Peak current of coupled inductor boost, C, D, E-Peak current (5A/div) with increasing 
inductance value L-D network-based solution.  
 
Again, at C1 10µF and C2 at 1.3µF the resonating time tr can be 
made exactly same as 10µsec. Therefore, DTs=tr can be achieved at 
0.5 duty ratio at 50 kHz. At this condition the switch current value at 
turn OFF instant is minimum but stress is greater than DTs<tr 
condition as shown in Fig. 21 (a). For L-D based solution of switch 
current stress reduction depends on value of inductance. For larger 
inductance switch current stress is less and same as current proposal 
as shown (point A, E) in Fig. 21 (d). But for low inductance value the 
peak switch current is more (Point C, D) than current proposal as 
shown in Fig. 21 (d). The switch current at turn OFF transient is more 
compared to current proposal. The prototype converter is designed for 
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100W. The input voltage is 12V and in the ideal condition the 
average input current is 100/12=8.33 A. Therefore, the base value of 
current is considered as 8.5 A for calculation and comparison of peak 
current in the manuscript. The base inductor value is Lm=44µH as 
mentioned in Table-III. For comparison with L-D based solution, the 
converter proposed in [24] is operated at 100W and in same input 
voltage, duty ratio (D=0.5) where the initial L value is 10.5µH at 50 
kHz is mentioned in Table-IV. 
 
TABLE-IV 
COMPARISON OF SWICH CURRENT REDUCTION METHOD 
L-D Based Solution  Peak Switch Current 
@ Duty (D)= 0.5 
Voltage gain and Efficiency (η) 
Decrement  
For L = 0.24 p.u. 1.5 p.u. Gain= 5-6%, η=4-5% 
For L = 0.14 p.u. 1.8 p.u. Gain=3-5%, η=3% 
For L = 0.10 p.u. ≈2.6 p.u. Gain= 2-3%, η=2.5% 
Current Proposal Peak Switch Current 
@ Duty (D)= 0.5 
Voltage gain and Efficiency (η) 
Decrement 
At DTs=tr 1.54 p.u. No Decrement 
At DTs<tr 1.37 p.u.  No Decrement 
At DTs>tr 2.81 p.u. Switch current reduction fails 
 
But in the current topology if DTs>tr then the current stress reduction 
fails as shown in Fig. 21 (c). Therefore, designing circuit element of 
C1 and C2 with coupled inductor secondary inductance is very 
important to achieve true switch current reduction with the operating 
duty range i.e. 0.4-0.7. The current proposal no extra element is used 
as well as voltage gain and efficiency are not hampered. 
From Fig. 15 theoretically it is derived that from 0.25 to 0.7 duty ratio 
the switch current stress reduction is possible without wasting extra 
energy like using L-D network and voltage gain loss. The switch 
current reduction is also valid for DCM operation of the converter. 
Converter proposed in [19] is considered as conventional for 
comparison with current proposal at DCM. From Fig. 22 it is clear 
that in the DCM the switch current peak value is less. 
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                               (a).                                                            (b) 
Fig. 22. Converter operation in DCM at (DTS<tr) (a) switch current (b) input 
Current. @ 10 kHz. 
 
RMS current is the dominating factor while determining loss and 
efficiency for any converter. The RMS current of the current proposal 
is comparable with L-D based solution [24] and other topologies. 
Thermal image of the main switch is captured using thermal imager 
to show the closeness of RMS current between current proposal and 
L-D based solution [24] at rated 100W condition as shown in Fig. 23 
(a) and (b) 
Theoretical loss calculation is performed on proposed DC-DC 
converter at 100W based on selected components summarized in 
Table-III to estimate losses, efficiency and shown in Fig. 24. Losses 
in coupled inductor and diode is more in the loss distribution.  
 
   
                            (a).                                                                     (b) 
Fig. 23. Thermal image of switch in (a) L-D based switch current stress reduction 
proposed in [24] (b) proposed DC-DC converter. 
 
 
Fig. 24. Loss distribution of proposed DC-DC converter. 
 
Based on the theoretical calculation [26] taking hardware 
components as mentioned in Table-III, estimated efficiency is 
compared to measured efficiency at different power points through 
power quality analyser APLAB-PQA2100E as shown in Fig. 25. The 
difference between theoretical estimated efficiency and practical 
measurement is due to ignorance of different circuital parameters like 
skin effect, proximity effect, exact transient time for switching events 
etc. Current waveforms are also considered as ideal for theoretical 
calculation which create differences in measured and calculated 
efficiency.  
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Fig. 25. Estimated and measured efficiency of the proposed DC-DC converter. 
At 100W, the measured efficiency is 93.2%. Better-graded wires can 
be used in the inductor to further improve the efficiency. The 
discrepancy is caused by ignoring the leakage inductance, small-
ripple assumption and measurement error. Efficiency comparison 
with other converter as shown in Fig. 26 is also performed to show 
that there is no sacrifice on efficiency especially when compared with 
proposal [24]. The converter in [22] has better efficiency i.e. ≈1% 
compared to current proposal. However, this difference is marginal 
and current proposal is better in terms of voltage gain, switch current 
stress minimization.  
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Fig. 26. Efficiency of the proposed converter operation in CCM at (DTS<tr) and 50 
kHz. 
VI.  CONCLUSION 
Generally, in a single switch type high step-up coupled inductor 
based boost converter, multi loop current paths are used to lift the 
voltage gain particularly at a duty less than 0.5. This increase the 
switch current stress due to low inductance of the coupled 
inductor. Considering this, a half cycle resonating branch is 
introduced in this article to utilize the inductance of the coupled 
inductor without increasing the circuit component and complexity. 
This improves the current stress on the main switch of the coupled 
inductor based single switch high step-up boost converter. This 
technique can be used to modify all the existing circuit topologies, 
resulting in the better performance in terms of voltage gain, 
efficiency and current stress. The measured efficiency of an 
example DC-DC converter is 93.2% at 100W, which is close to 
the proposal [22]. 
Additionally, the proposed technique performs superior than [24] 
as it can reduce the current stress up to 22% without sacrificing 
the voltage gain and efficiency. Moreover, this technique does not 
increase the RMS current, which improves the converter life span 
and reliability. 
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